___________ and Clear should not be 0 at the same time; otherwise, both the
outputs will be 1, which is known as invalid state.
A. Preset
B. Post set
C. Fixed
D. Both (A) and (B)
Show Answer
Answer: A
Share your understanding of this question with the correct explanation.