In TTL ICs, which input configurations gives a high-input impedance at both logic states (HIGH and LOW state)?

In TTL ICs, which input configurations gives a high-input impedance at both logic states (HIGH and LOW state)?

A. MET
B. Input with kicker transistor
C. Diode cluster input
D. Substrate PNP input

Show Answer

Answer: D

Share your understanding of this question with the correct explanation.